TurboDFT
DFT Integration and Stitching DFT Cores

Waveform Analysis & Source Code Debug Simulation Functional Verification Test Vector Conversion Fault Simulation ATPG

Next Step
Download Software

Request for Quotation

Highlights
Best-in-Class Technology
Automatic DFT Integration
#1 in Price/Performance!

Powerful DFT Integration Tool Suite
TurboDFT™ contains a suite of very powerful DFT integration tools. TurboDFT allows users to automatically integrate and stitch DFT cores, whether they are created using DFT tools from SynTest or other vendors. Rtlmsdb scripts and commands are provided for allowing users to automatically stitch DFT cores with or without boundary-scan control. Thus, TurboDFT brings "Ease of integration" benefit and eliminates the tedious, error-prone manual stitching process.

TurboDFT can assist users in creating top-level test benches for testing Memory and Logic BIST cores. Users can use the generated test benches to verify each BIST core that may be embedded deep in a hierarchical design.

TurboDFT works with SynTest scan (TurboScan), boundary-scan (TurboBSD), memory BIST (TurboBIST-Memory), and logic BIST (TurboBIST-Logic) products to implement SoC level testability schemes enabling comprehensive board/system level tests.

Benefits:
Automatically integrate and stitch any combination of DFT cores, such as Scan cores, Memory BIST cores, Logic BIST cores, Analog BIST cores, IP cores, and the Boundary-scan (JTAG) core

Automatically generate top-level test benches for Memory and Logic BIST cores with or without boundary-scan control

Assist users in stitching DFT cores into their very deep hierarchical designs
Eliminate the tedious, error-prone manual stitching process

Input design can be RTL, Gate-level, or Mixed-level

Supports Verilog and VHDL

Platforms:
Sun Solaris
HP-UX
Linux

More Information:
TurboDFT Datasheet (PDF)

Related Products
TurboBist-Logic
VirtualScan - xtreme compression
TurboDebug - SoC and board debug
TurboCheck - testability analysis