|
FinSim

"Fintronic's Verilog simulators have played a significant
role in the verification of our designs for the past
three years. The excellent price/performance ratio,
robustness and integration with third party software
as well as the outstandingly superior customer support
provided by Fintronic were the critical advantages for
us in selecting Fintronic's Verilog simulators. We consider
that Fintronic's simulators are the best choice for
large farms for Verilog simulation".
~Godfrey D'Souza
Vice President VLSI design, Transmeta Corporation

"By running on over 120 Linux machines, Super FinSim
has dramatically reduced our regression time. Due to
its robustness and cost-effectiveness, it has been and
will be a critical part of our design verification process.
Thus far, this tool enabled us to tapeout more than
10 very complex ASICs - some with more than 5 million
gates. The Fintronics technical staff has been very
attentive to our needs and responsive to our requests
".
~Ken Cai
Design Verification Manager, Mindspeed Technologies,
Inc.

"We have been using Finsim for the past three years
on Linux based x86 systems. We have used different third
party tools like Specman and undertow along with Finsim.
We have been extremely happy with Finsim. We were able
to simulate multi-million gate designs for our customers.
The customer support is excellent and engineers are
highly experienced and were able to help us in solving
problems related to C/PLI. We highly recommend Finsim
for verilog simulation ".
~Babu Kandimalla
CEO, Audio Video Millennium, Inc.
|
|
Prover eCheck

"We choose Prover eCheck for its ease of use and
high performance. We standardized on eCheck for our
RTL code translation to guarantee that the VHDL and
Verilog version of our cores match. Further, it enhances
our FPGA design flow enabling us to verify the synthesized
netlist versus the golden RTL code."
~Hans J. Kuffer
VP Business Development, Inicore, Inc.

"Runtimes and memory footprint are definitely impressive.
Prover eCheck verified place and route for a 2.5 million
gate ASIC in only 20 minutes using 1.4 GB of memory."
~Tor Ekenberg
President, Manhattan Routing, Inc.

"We downloaded and installed Prover eCheck and
the next day we were running equivalence checking on
real designs. It's simply a great tool at a great price.
"
~Jeff Lancaster
ASIC Design Engineer, Phonex Broadband
|